In0.53Ga0.47As/lnP double heterojunction bipolar transistors with implanted subcollectors have been designed and fabricated to eliminate the base access pad capacitance. A blanket Fe implant eliminates the interface charge and a patterned Si implant creates an isolated N" subcollector. The extrinsic base-collector capacitance C, associated with the base interconnect pad (-25% of the total C,) is thus eliminated These implanted subcollector DHBTs have 363GHzJ and 410GHz f , , . The DC current gain P -40, RV,,, = 5.6V, BV,k = 6.9V (Ic = 1 mA).
I. Introduction
exhibit 361 GHz and 404 GHz fmm . In addition to the elimination of Ceb in the base interconnect pad area, this Development of digital logic and mixed-signal systems process provides the following enhancements over existing operating at higher clock speeds and bandwidth require implanted InP HBT processes: compensation by the Fe continued improvement in transistor performance [I] .
implant of charge at the epitaxial growth interface, a single Projected HBT performance for 160 Gbls systems include an MRE growth and increased wafer planarity. In the first S, andf,, > 450 GHz, a breakdown voltage Vm, > 3 V, demonstration of this process, the S, and f,, are the highest operating current density J, > 10 m~l p m ' at V, = 0 V, and reported for DHBTs with such implanted subcollectors. Prior low base-collector capacitance (Ccdl, < 0.5 pslV) [2] . When to this work, the highestJ, andf,, reported for InP HBTs with designing an HBT for use in a digital IC, it should be done similarly implanted subcollecton are 252 GHz and 283 GHz with emphasis on minimizing the major delay terms associated respectively 161. with r = C,&Vlog~~lc The base collector capacitance Ccb. thus contributes simificantlv to analog bandwidth and digital 11. Process details L < delay. The parasitic capacitance under the base access pad is non scaleable and is a significant fraction of the total base collector capacitance, especially for shorter length devices used in high speed, low pourer logic circuits. A popular approach to eliminate this base access pad capacitance is through the use of micro air-bridges [3] . Typically in such processes, the subcollector under the feed lines from the base pad is removed by anisotropic wet etching. The base feed lines therefore are very namw 6.6-0.8 pm and these thin lines can present a large access resistance, and poses a reliability issue.
Selective ion implantation is a viable alternative to eliminate the base access pad capacitance. Si can be implanted selectively to form the N'' subcollector. However, the InP growth interface has an N-type charge (10" -10" cm") associated with it [4] which is also present under the base access pad. The access pad capacitance is not eliminated unless this charge is depleted or suppressed. Earlier results have used process and growth techniques [4, 51, to eliminate this interface charge. Here a shallow Fe implant, a mid gap acceptor in InP, is used to compensate the interface charge. We report here an InP double heterojunction bipolar transistor employing Fe and selective Si implant to eliminate the parasitic hase collector capacitance associated with the base access pad area, which is -25% of the total CCb. These devices The process flow of the implanted subcollector HBT with Fe is shown in Fig 1. A semi-insulating InP substrate is implanted with Fe at 10 keV, at a fluence of 2x10'~ ions-cm.' (Fig. la) and annealed at 700°C for 5 minutes. The Fe implant conditions are selected to fully compensate the N-type charge at the grousth interface between the substrate and collector epitaxial layers over the observed I -5 x10" cm-' range of regrowth interface charge densities. The sample is then selectively implanted (Fig. Ib) , using SiN, as the implant mask, with Si at 200 ke~14x10'~ ions-cm", 40 k e~1 7 x l 0 '~ ions-cm-2 and 10 keV/ 3x10" ions-cm-', and then activated by annealing at 800°C forl0s. The Si implant dose is much larger then the Fe acceptor density (nF,) in the selectively implanted region. This ensures that a highly Nit doped, isolated subcollector region (Fig lb) is formed. The active InP HBT layers are then grown by MBE. The device N drift collector, base, and emitter layers are identical to that reported in [7] . Growth is initiated with a 3 . 5 m undoped lnGaAs etch-stop layer between the InP collector and the InP substrate. The N drift collector, hase, and emitter layers are grown, and devices are formed by wetetching the emitter and hase mesas. With the selectively implanted subcollector, HBT isolation does not require a mesa etch, reducing the HBT mesa height and hence improving planarity by -500 m. As seen in 
Measurements and Results
Hall measurements indicate that the activation of the implanted Si dopants in the subcollector is 65% and the electron mobility is -YOU cm2/v-s. AFM scans of the implanted surface after anneal show a mean roughness of = 1 nm, which is comparable to virgin InP substrate. The isolation between devices is = 10 pA/pm. Standard transmission line measurements (TLM) were performed to extract the sheet resistance p, and contact resistance p, for the base and collector layers. The base sheet resistance p, 1050 0 and contact resistance, p, z 50 R pm2. The sheet resistance of the implanted subcollsctor, p, 25 0. The collsctor contact (Ni/Ge/Au/NilAu) is made to InP and partially annealed (320 C / 60s). The anneal temperature was kept low because higher temperature anneals increased the base p, on test samples. Consequently, the collector p, -500 C 2 pr2. From RF parameter extraction, emitter pc is .*: 10 S2 Clm2. Fig. 3 is a plot of the leakage currents, ICBo and IcEo. From this, VCBo = 6.8 Vand VcEo=5.6VatIc= 1 mA. The DC IrVcE characteristics are in Fig. 4 and the Gummels in Fig. 5 . The maximum DC current gain P is 40. The collector and base ideality factors are, q, = 1.18 and q, = 1.58. These, and the device leakage currents are consistent with those measured for the equivalent triple mesa DHBT [7] . Table 1 lists the expected vs. measured reduction in CCb for devices of various dimensions. The slightly lower than expected reduction in capacitance is due to lithographic alignment errors and the lateral implant straggle.
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Table I: Expected and measured reduction in C*
The hybrid pi-model extracted from W and DC measurements is shown in Fig. 8 . The thermal resistance is extracted from the Gummel curves and is -2.2 K/mW at J.= 5.5 m~l p m~. At higher current levels and low bias voltages Ccb increases, caused by the forward biasing of the collector base junction due to the high collector resistance.
V. Discussion
The implanted subcollector DIIBTs with Fe and Si implants, havecur~ent gain J3 40,qc= 1.18, VcBo=6.8V, Vao=5.6V.
The device P, ideality factors, leakage currents and breakdown voltages are consistent with those measured from the equivalent triple-mesa HBT [3] . When comparing CCb (VCb) of the two DHBTs with 120 nm collectors, the standard triple mesa DHBT and the implanted subcollector DHBT, a reduction in Ccb is seen over the entire measured range of bias voltages. The interface charge is shown to be compensated by the Fe implant and the capacitance associated with the base access pad is eliminated. The hybrid-a model indicates a high collector resistance and higher base resistance, as compared to the triple mesa DHBT [7] , which are responsible for lower f, and f-. The higher base resistance is due to process and growth variations and the hgh collector resistance is due to insufficient annealing of the alloyed collector ohmic contacts to N++ InP. The collector ohmic contact process steps are being revised so that the collector ohmic is formed prior to base contact formation, by recess etching the base and the collector layers. Experiments on test samples indicate that a high temperature anneal (365 C160 seconds) reduces the contact resistivity of the alloyed collector ohmic contact (Ni/GeAu/Ni/Au) to s 25 S1 pm2. In this first demonstration of implanted subcollector DHBTs with Si and Fe implants, the cut-off frequencies are the best reported for implanted collector DHBTs. C a due to the base access pad is eliminated and the lower C d I , should enable reduced charging constants for high speed digital logic. This technology requires no additional growths, improves device planarity and is hence feasible for large scale ICs.
